Parallel pipelined histogram architectures
نویسندگان
چکیده
منابع مشابه
Efficient implementation of low time complexity and pipelined bit-parallel polynomial basis multiplier over binary finite fields
This paper presents two efficient implementations of fast and pipelined bit-parallel polynomial basis multipliers over GF (2m) by irreducible pentanomials and trinomials. The architecture of the first multiplier is based on a parallel and independent computation of powers of the polynomial variable. In the second structure only even powers of the polynomial variable are used. The par...
متن کاملPipelined Communications in Optically Interconnected Arrays
Two synchronous multiprocessor architectures based on pipelined optical bus interconnections are presented. The first is a linear pipeline with enhanced control strategies which make optimal use of the available communication bandwidth of the optical bus. The second is a two-dimensional architecture in which processors are placed in a square grid and interconnected to one another through horizo...
متن کاملMemory-Efficient and High-Performance Parallel-Pipelined Architectures for 5/3 Forward and Inverse Discrete Wavelet Transform
In this paper, high-efficient lifting-based architectures for the 5/3 forward and inverse discrete wavelet transform (DWT) are proposed. The proposed parallel and pipelined architecture consists of a horizontal filter (HF) and a vertical filter (VF). The system delays of the proposed architectures are reduced. Filter coefficients of the biorthogonal 5/3 wavelet low-pass filter are quantized bef...
متن کاملAdaptive beamforming using pipelined transform domain filters
In this paper a pipelined realization of a Transform Domain adaptive beamformer, is presented. The sliding Discrete Fourier Transform is utilized for the data transformation. The adaptation process is performed by the Delayed Least Mean Squared, Gereralize Sidelobe Canceller. By proper retiming of the introduced delays, fully pipelined architectures are derived, suitable for parallel implementa...
متن کاملPipelined Radix-2 Feedforward FFT Architectures
The appearance of radix-2 was a milestone in the design of pipelined FFT hardware architectures. Later, radix-2 was extended to radix-2. However, radix-2 was only proposed for single-path delay feedback (SDF) architectures, but not for feedforward ones, also called multi-path delay commutator (MDC). This paper presents the radix-2 feedforward (MDC) FFT architectures. In feedforward architecture...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2017